A double-sampling highpass delta-sigma modulator (HPDSM) with inherent frequency translation is presented. The switched-capacitor highpass filter with double-sampling not only minimizes the number of capacitors required in the feedback network but also enables chopper stabilization which makes the modulator immune to 1/f noise and DC offset. A first-order prototype HPDSM with 3bit quantization is fabricated in 0.35um CMOS process, and the measurement shows 56.2dB SNR. The total power consumption is 0.65mW, and the active die area is 0.5mm 2 . The proposed HPDSM can be useful in low-frequency applications such as hall-effect sensors or body area sensor network.
Introduction
For realization of internet-of-things (IoT), sensors are attached to everyday object to gather massive information. In many cases, sensors are designed to detect very low frequency signals such as human-body signal, temperature, or sound [1] . The collected data needs to be processed and converted into digital domain by read-out integrated circuits, but low frequency signals in a narrow band are easily affected by 1/f noise and DC offset during conversion process [2, 3] . Chopper stabilization method is one of the most popular solutions to suppress the unwanted components [4, 5] . However, a conventional sensor architecture with chopper stabilization consists of several blocks that increase the hardware size and make the system complicated. A highpass delta-sigma modulator (HPDSM) has a big potential to minimize the number of blocks and simplify the sensor architecture [6] . Baseband signals are translated into higher frequency region and converted directly into digital domain to avoid 1/f noise and DC offset during signal conditioning. Then, the digital output signal can be down-converted to baseband region by some digital signal processing. This is a good strategy for a narrow band signal [7] , but state-of-art HPDSMs have not presented good performance yet in terms of functionality [8] , size or power, and the HPDSM needs far more optimization to be practical. In this letter, we propose a novel architecture of an HPDSM. Double-sampling technique is applied to the modulator to increase the sampling efficiency. At the same time, double-sampling circuitry is utilized to make inherent frequency translation possible in the proposed architecture for baseband input signals. A switched-capacitor highpass filter with double-sampling in the modulator minimizes the number of capacitors for smaller die area and better component matching.
Architecture and implementation
A block diagram of the first-order HPDSM is shown in Fig. 1 . One highpass filter is required for the first-order modulation, and when the oversampling ratio is 64, the simulation result shows the maximum signal-to-noise ratio (SNR) of 65dB. For double-sampling of the HPDSM, the highpass filter requires twice the number of track-and-hold (T&H) circuits at the filter input. Fig. 2 (a) shows conventional double-sampling scheme which consists of two time-interleaved T&H circuits. The input signal is sampled on a capacitor while the other capacitor processes the previously sampled input with the help of non-overlapping clocks. This increases oversampling ratio of the modulator without increasing the sampling frequency [9, 10] . Unlike the conventional one, the proposed circuit in Fig. 2(b) samples the input signal and its negative one alternately. This alternation results in frequency translation of the input signal with the clock frequency. The use of the negative signal is trivial in differential-mode circuit implementation. As a result, the baseband input signal is up-converted to a frequency suitable for an HPDSM only by re-configuring double-sampling T&H circuits without any overhead. Fig. 3(a) shows the proposed switched-capacitor highpass filter which the new double-sampling T&H circuit is applied to. The transfer function of a highpass filter is expressed as in (1), and in time domain, the filter output (y[n]) is subtraction of the previous output (y[n-1]) from the previous input (x[n-1]).
H(z) in (1) can be implemented with switched-capacitors as in [11] . Differential-mode is utilized for subtraction of signals instead of additional capacitor in the feedback network. The use of a minimum number of capacitors is . Double-sampling scheme can be applied to this implementation only by doubling the clock frequency as switched-capacitor integrators in lowpass delta-sigma modulators. Fig. 3(b) shows the clock phases for the HPDSM operation. The quantizer of the modulator runs at fs, and two non-overlapping clocks of fs/2 are used for double-sampling. Therefore, a baseband input signal is frequency-translated by fs/2 with the help of T&H circuits, and the resulting IF signal is filtered by the highpass filter with sampling speed of fs. Fig. 4 shows the implementation of the proposed HPDSM. There is a 3-bit flash analog-to-digital converter (ADC) after the highpass filter for quantization. In the feedback loop, there is a digital-to-analog converter (DAC) which operates in voltage-mode for switched-capacitors. The DAC consists of a resistor ladder and transmission gates for switching.
Fig. 4.
Circuit implementation of proposed HPDSM. 
Measurement results
The proposed HPDSM is fabricated in 0.35um CMOS process. Fig. 5 shows die photograph. The size of active area is 0.5mm 2 including the clock generating circuit, and the total power consumption is 650uW. The test environment consists of a logic analyzer(16822A), function generators(AFG3021B), and power supplies(E3631A). The sampling frequency fs is 1MHz, and bandwidth is 7.8kHz for the oversampling ratio of 64. The 3-bit digital output of the modulator sampled by a logic analyzer is digital-processed in MATLAB. Fig. 6 (a) compares the measured output power spectral density of the modulator with simulation result. 3kHz sinusoidal tone is used for the input signal, and the output signal frequency is at 497kHz due to frequency translation. DC offset and 1/f noise arising from the circuit should remain around baseband. DC offset and 1/f noise exist only in measurement but not in simulation, and as clearly seen in Fig.  6(a) , only the measurement shows 1/f noise around DC in the power spectral density. Therefore, the up-converted signal is completely isolated from them, and only thermal noise contributes to SNR. The up-converted signal can easily return to baseband by digital processing during decimation.
The maximum SNR is measured to be 56.2dB, and this corresponds to 8.9 bit ENOB. This result is 8.8dB less than the simulation result, and the difference is estimated to be from thermal noise. The shaped noise floor has a slope of -20dB/dec and confirms the first-order modulation. Fig. 6 (b) zooms in the output power spectral density around the signal band. The in-band noise floor is flat due to thermal noise, and 3rd and 5th harmonics are also observed. Table I compares 
